


DLD Lab-05

Adders



NATIONAL UNIVERSTIY OF COMPUTER AND EMERGING SCIENCES, FAST- Peshawar Campus

Department Of Computer Science

Instructor: Engr. Waseem Ullah

EL1005 – Digital Logic Design-Lab

SEMESTER SPRING 2022

Contents

[1. Objectives: 2](#_Toc74848708)

[2. Equipment Required: 2](#_Toc74848709)

[3. Description: 2](#_Toc74848710)

[4. Adder 3](#_Toc74848711)

[Basic types of Adder 3](#_Toc74848712)

[5. Half Adder 3](#_Toc74848713)

[6. Half Adder Circuit Diagram 4](#_Toc74848714)

[7. Full Adder 5](#_Toc74848715)

[8. Full Adder Circuit Diagram 6](#_Toc74848716)

[9. Full Adder Using Two Half Adder 6](#_Toc74848717)

[10. Four Bit Parallel Adder /Ripple Adder 7](#_Toc74848718)

[11. Combinational Vs Sequential Circuit 7](#_Toc74848719)

[12. Lab Task 9](#_Toc74848720)

# Objectives:

To become familiar with the operation of adders


# Equipment Required:

* DEV-2765E Trainer Board/ Multisim 14.2 /Logic.ly
* 7486 quad 2-input XOR gate IC
* 7404 Hex Inverter gate IC
* 7408 quad 2-input AND gate IC
* 7432 quad 2-input OR gate IC


# Description:

In this lab, we will learn the functionality of adders and subtractors through implementation. First of all we have to design a half adder, and then using two half adders implement a full adder.

Half adder have two binary inputs and two binary outputs. The Input variables designates the augend and addend bits; the output variables produce the sum and carry. Let suppose we assign symbols *A* and *B* to the two inputs and S (for sum) and C (for *carry)* to the outputs, the block diagram of half adder is shown in the figure below:



The addition and subtraction operations can be combined into one circuit with XOR gate for each full adder. The mode input M controls the operation. When M = 0, the circuit is an adder, and when M = 1, the circuit becomes a subtractor. Each XOR gate receives input M and one of the inputs of B. when M = 0, we have B⊕0 = B. the full adder receive the value of B, the input carry is 0, and the circuit performs A plus B. when M = 1, we have B⊕1= B’ and C0 = 1. The B inputs are complemented and a 1 is added through the input carry.



# Adder

Adder is a combinational circuit which perform addition of number (binary number)

In many computers and other kinds of processors adders are used in Arithmetic Logic Unit (ALU). calculate addresses, increment, decrement operation etc.



### Basic types of Adder

#### Half Adder

#### Full Adder

# Half Adder



The half adder accepts two binary digits on its inputs and produce two binary digits outputs, a sum bit and a carry bit. In other words it is a combinational circuit which performs arithmetic addition of two one bit numbers It does not take carry from previous sum

**Block Diagram Truth Table**

# Half Adder Circuit Diagram


**S (Sum) = = A’.B**  **+ A.B’**


**C (carry) = A.B**



# Full Adder

* The full adder accepts two inputs bits and an input carry and generates a sum output and an output carry.
* It can add two one-bit numbers A and B, and carry c.
* Full adder is developed to overcome the drawback of Half Adder circuit.







# Full Adder Circuit Diagram

****

* S (Sum) =
* C (carry) = A.B + A.Cin + B.Cin




# Full Adder Using Two Half Adder





# Four Bit Parallel Adder /Ripple Adder


* A = A3A2A1A0  assume A = 10111 , B = 11011
* B = B3B2B1B0



# Combinational Vs Sequential Circuit







# Lab Task

* Implement Half adder and Full Adder Using Universal Gate
  + e.g
  + Design Truth Table
  + Design Logical Expression
  + Draw Circuit Diagram from Logical Expression
  + Implementation on logic.ly
* Implement Four Bit Parallel Adder /Ripple Adder (Using Basic and Universal Gate)
  + e.g
  + Design Truth Table
  + Design Logical Expression
  + Draw Circuit Diagram from Logical Expression
  + Implementation on logic.ly